Meta is hiring asic design verification engineer within the infrastructure organizationWe are looking for individuals with experience in design verification to build ip and system on chip (soc) for data center applications.as a design verification engineer, you will be part of a dynamic team working with the best in the industry, focused on developing innovative asic solutions for facebook’s data center applicationsYou will be responsible for the verification closure of a design module or sub-system from test-planning, uvm based test bench development to verification closureAlong with traditional simulation, you will be able to use other approaches like formal and emulation to achieve a bug-free designThe role also provides ample opportunities to partner and collaborate with full stack software, hardware, asic design, emulation and post-silicon teams towards creating a first-pass silicon success.
Asic engineer, design verification responsibilities:
Define and implement ip/soc verification plans, build verification test benches to enable ip/sub-system/soc level verification
Develop functional tests based on verification test plan
Drive design verification to closure based on defined verification metrics on test plan, functional and code coverage
Debug, root-cause and resolve functional failures in the design, partnering with the design team
Collaborate with cross-functional teams like design, model, emulation and silicon validation teams towards ensuring the highest design quality
Develop and drive continuous design verification improvements using the latest verification methodologies, tools and technologies from the industry
Track record of `first-pass success` in asic development cycles
Hands-on experience in verilog, systemverilog, c/c++ based verification and uvm methodology
Experience in ip/sub-system and/or soc level verification based on systemverilog uvm/ovm based methodologies
Experience in one or more of the following areas along with functional verification - sv assertions, formal, emulation
Experience in eda tools and scripting (python, tcl, perl, shell) used to build tools and flows for verification environments
Experience in architecting and implementing design verification infrastructure and executing the full verification cycle
Bachelor`s degree in computer science, computer engineering, relevant technical field, or equivalent practical experience.
Experience in development of uvm based verification environments from scratch
Experience with design verification of data-center applications like video, ai/ml and networking designs
Experience with revision control systems like mercurial(hg), git or svn
Experience with verification of arm/risc-v based sub-systems or socs
Experience with ip or integration verification of high-speed interfaces like pcie, ddr, ethernet
Experience working across and building relationships with cross-functional design, model and emulation teams
Facebook is proud to be an equal opportunity and affirmative action employerWe do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristicsWe also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law.facebook is committed to providing reasonable accommodations for candidates with disabilities in our recruiting processIf you need any assistance or accommodations due to a disability, please let us know at email@example.com.
Posted 30+ days ago